»êÇп¬ ±¹Á¦Çù·Â °øµ¿±â¼ú°³¹ßÁö¿ø»ç¾÷ 6 5 4 3 1 2 »ç¾÷Á¦¾È ¹è°æ ±â´ëÈ¿°ú ¹× È°¿ë¹æ¾È »ç¾÷È °èȹ ±â¼ú°³¹ß ³»¿ë ¹× ¹æ¹ý ±â¼ú°³¹ß ¸ñÇ¥ ¹× Çʿ伺 ¿¬±¸Ã¥ÀÓÀÚ ¹× Âü¿©±â¾÷ ¼Ò°³ 1 »ç¾÷Á¦¾È ¹è°æ ±â¼úÀÇ Á¤ÀÇ 1 ÀüÀÚ¼¸í ÀÎÁõ Å°±³È¯ ÇÁ·ÎÅäÄÝ(IPSec, SSL) ºñ¹ÐÅ° °ø°³Å° Çؽ¬ÇÔ¼ö ³¼ö»ý¼º±â FPGA CPLD ASIC + S/W ARM Processor Á¤º¸º¸È£ ÀýÂ÷ ¾ÏÈ£ÇÐÀû ±â¼ú Recon. Logic SoC »ç¾÷Á¦¾È ¹è°æ 2 ±â¼ú, °æÁ¦Àû Ãø¸éÀÇ Çʿ伺 Á¦±â ±¹Á¦ Çù·Â °øµ¿±â¼ú °³¹ß ºÐÀ§±â Á¶¼º ±¹Á¦Çù·Â °øµ¿±â¼ú°³¹ß»ç¾÷¿¡ Áö¿ø Á¤º¸º¸È£ ½Ã½ºÅÛÀÇ Á߿伺 ¹× ½ÃÀåÀÇ ±Þ¼ÓÇÑ ¼ºÀå À籸¼ºÇü SoC Ç÷§Æû ¼³°è ±â¼úÀÇ Çʿ伺 Çö Á¤ºÎ¿¡¼ ½Ã½ºÅÛ ¹ÝµµÃ¼ ±â¼úÀ» °Á¶ÇÔ (New IT) ½Ã½ºÅÛ ¹ÝµµÃ¼ ±â¼úÀÇ ±¹³» Ãë¾à¼º ±Øº¹ ¸®¹öÆ®·Ð ±è¸¸º¹ ´ëÇ¥ÀÌ»ç ¸é´ã e-ASIC Á¶³ª´Ü ...
|